Inclusion of Body-Bias Effect in SPICE Modeling of 4H-SiC Integrated Circuit Resistors by Neudeck, Philip G.
Inclusion of Body-Bias Effect in SPICE Modeling of 4H-SiC Integrated Circuit Resistors
Philip G. Neudeck, NASA Glenn Research Center, Cleveland, OH USA, Neudeck@nasa.gov, https://sic.grc.nasa.gov 
nasa.gov
PS-02340-0-0817
Circuit engineers need SPICE models to design application-specific 4H-SiC JFET ICs. 
1. Background
Increasingly capable extreme-temperature-durable 4H-SiC JFET ICs are being demonstrated.
Fig. 1: 3mm-by-3mm SiC JFET ring 
oscillator chip that operated for 
3 weeks exposed to 460 °C 9.4 MPa 
caustic Venus surface atmospheric 
conditions [1].
Fig. 2: SiC JFET ring oscillator 
waveforms at record high temperature 
> 900 °C [2].
Fig. 3: 3mm-by-3mm SiC RAM chip 
(195 JFETs) operational for 5000+ 




Abstract. The direct-current (DC) electrical behavior of n-type 4H-SiC resistors used for realizing 500 °C durable 
integrated circuits (ICs) is studied as a function of substrate bias and temperature. Improved fidelity electrical 
simulation is described using the SPICE NMOS model to simulate resistor substrate body-bias effect which is absent 
from the SPICE semiconductor resistor model.
2. Body-Bias Effect
As shown below in Fig. 4, the cross-sectional illustration of the SiC resistor structure used to realize the above 
JFET IC’s, bias-dependent substrate pn junction depletion affects undepleted thickness (and therefore 
conductivity) of the resistor n-channel. 
3. Measured Impact of Body Bias Effect on Resistor I-V Characteristics
- Body-bias effect causes mild non-linearity (i.e., downward bending) of resistor I-V characteristics (shown 
 in green).
- Amount of non-linearity can be quantified by plotting differential resistance RDiff = dI/dV  (shown in blue).
- Experimental SiC fabrication, packaging, and measurement
 setup are described in [2–5].
- For applied resistor bias VR > 0, depletion widths change 
 across the lateral length of the resistor.
- Current vs. voltage (I-V) characteristics and the IC resistor 
 resistance value depend on both VR and VS . 
Fig. 4: Cross-sectional illustration of SiC resistor structure used in JFET
IC’s, including substrate pn junction depletion that gives rise to resistor 
body bias effect and applied substrate bias voltage Vs and resistor bias 
voltage VR .
- Baseline SPICE resistor model (solid lines) [6] does not account for substrate body-bias effect, so it
 is incapable of modeling experimentally observed JFET IC resistors (and I-V characteristics) with 
 high degree of accuracy.
 -  Fails to model observed I-V bending/nonlinearity with increasing resistor bias VR.
 -  Fails to model observed dependence on substrate bias VS.
- Slightly rectifying metal contacts at 27 °C impacts Rdiff for VR < 15 V.
Fig. 5: Comparisons of DC-measured 80-square resistor I-V characteristics (dashed lines) with SPICE resistor model 
simulations (solid lines) at VS of 0, -15, and -25 V at (a) 27 °C and (b) 500 °C. 
4. Resistor SPICE Model With Body Effect
While Fig. 4 depicts a SiC IC resistor cross section, this resistor structure can also be considered a 
long-channel JFET with the electrically biased p-epilayer/substrate serving as the gate terminal.
• The resistor can therefore be modeled using the SPICE NMOS LEVEL=1 model [6].
• The magnitude of negative substrate voltage VS required to completely deplete the n-channel is large 
 since NAS << NDC (Fig. 4), so the JFET operates in the linear region as a substrate-bias controlled resistor.
• The SPICE NMOS LEVEL=1 parameters for modeling IC resistors as N-MOSFETs with body bias effect 
 (such as in green text SPICE listings shown below) can be extracted from Fig. 5 I-V data using the  
 low drain-bias NMOS parameter extraction procedure described in [7].
Fig. 6: I-V comparison of linear R SPICE resistor model (solid dark blue) and NMOS SPICE body-effect resistor model
(dashed green) with measured data (dashed light blue) for a 480-by-6µm resistor at (a) 27°C and (b) 500 °C.  The SPICE 
decks for the NMOS model simulations are shown in green text below each plot. 
Substantially improved agreement with measured I-V is obtained using the NMOS SPICE 
model I-V compared with the SPICE R model I-V.   
5. Conclusion
For improved accuracy circuit design and modeling of 4H-SiC JFET ICs using SPICE, the NMOS resistor 
modeling approach described in this report should supercede/replace the standard SPICE R resistor model 
reported in [6], which ignores the body-bias effect.
6. Future Work
Comparison and design studies of SiC JFET integrated circuits using new SPICE NMOS resistor modeling.
7. Acknowledgements
D. Spry, L. Chen, G. Beheim, N. Prokop, M. Krasowski, K. Moses, J. Gonzalez, M. Mrdenovich, R. Buttler, 
R. Meredith, D. Lukco, C. Chang, G. Hunter, G. Ponchak, L. Matus. Work funded jointly by NASA Aeronautics
(Transformative Tools and Technologies project) and Science Mission (Planetary Instrument Concepts for the 
Advancement of Solar System Observations project) Directorates.
8. References
[1]  P. G. Neudeck et al., AIP Advances 6 (2016) 125119.
[2]  P. G. Neudeck et al., IEEE Electron Device Lett. 38 (2017) 1082-1085. 
[3]  D.J. Spry, et al., IEEE Electron Device Lett. 37 (2016) 625-628. 
[4]  D.J. Spry, et al., Proc. IMAPS Int. High Temperature Electronics Conf. (2016) 249-256.
[5]  L. Chen, et al., Proc. IMAPS Int. High Temperature Electronics Conf. (2016) 66-72.
[6]  P. G. Neudeck, et al., Proc. IMAPS Int. High Temperature Electronics Conf. (2016) 263-271.
       Available https://sic.grc.nasa.gov/files/HiTEC2016-SPICEPaperV6.pdf
[7]  E. Profumo, MOS Parameter Measurements, in: P. Antognetti, G. Massobrio (Eds.),
       Semiconductor Device Modeling with SPICE, McGraw-Hill, New York, 1987, pp. 231-234.
https://ntrs.nasa.gov/search.jsp?R=20170009460 2019-08-29T23:30:37+00:00Z
